

CS & IT ENGINEERING



Digital Logic

Combinational Circuits

Lecture No. 10



By- Aditya sir



Recap of Previous Lecture



Topic



HA
FA
HS
FS →

Topics to be Covered



Topic

Combinational Circuits

H.S

F.S

Serial Adder

Imp Practice Questions.





Topic : Full Adder


Summary

Half adder

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$

$$\text{NAND / NOR} = 5$$



$$\text{NAND/NOR} = 9$$

Full adder


$$\text{Sum} = \sum m\{1,2,4,7\} = A \oplus B \oplus C$$

$$\text{Carry} = \sum m(3,5,6,7)$$

$$= (A \oplus B)C + AB \rightarrow \text{Semi-minimized}$$

$$= AB + BC + AC$$


$$\text{FA} = (2\text{HA} + 1\text{OR})$$





Topic : Full Addder

9 NAND/NOR for $\begin{matrix} \text{FA} \\ \text{FS} \end{matrix}$






Topic : Half Subtractor

Two bit subtractor are known as half subtractor.

Step-1

$2^{1/p}$
 $2^{0/p}$





Topic : Half Subtractor



Step-1

A	B	Diff.	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Step-2

$$\begin{array}{r} A \\ - B \\ \hline \end{array}$$

$$\begin{array}{r} 0 \\ - 1 \\ \hline 1 \\ \hline \end{array}$$



Topic : Half Subtractor



Step-3

Diff. $A \oplus B$

Borrow: $\bar{A}B$

Shortcut FA/HA $A \Rightarrow \bar{A} \Rightarrow \underline{FS/HS}$




Topic : Half Subtractor

Step-4


No minimization Req^d

Step-5





Topic : Half Subtractor



5 NAND


Half Subtractor using NAND gate



Topic : Half Subtractor

H.S

5 NOR $\rightarrow$ H.S






Topic : Full Subtractor

Step 1 :- i/p & o/p

F.S

↳ 3 bit i/p


(
3 i/p
2 o/p
)





Topic : Full Subtractor

Step 2:- TT



$(A-B)$

Borrow = 1

INPUT			OUTPUT	
A	B	C	Difference	Borrow
0 ✓	0	0	0	0
1	0	1	1	1
2 ⇒	1	0	1	1
3 ⇒	1	1	0	1
4	0	0	1	0
5	0	1	0	0
6	1	0	0	0
7	1	1	1	1

0 1 0

$$\begin{array}{r}
 100 \\
 \hline
 00 \\
 \hline
 100 \\
 \hline
 00 \rightarrow
 \end{array}$$

A	B	C
0	0	0

$$\begin{array}{r}
 0 \\
 \hline
 11 \rightarrow
 \end{array}$$

2		
A	B	C
0	1	0

Diff	Borrow
1	1

$$\begin{array}{r}
 1 \\
 \hline
 1 \rightarrow \text{diff}
 \end{array}$$

Step 3:- Logical Expr



$$\text{Difference} = \sum m(1, 2, 4, 7) = A \oplus B \oplus C$$

$$\text{Borrow} = \sum m(1, 2, 3, 7)$$

$$= 001 \quad 010 \quad 011 \quad 111$$

$$\underline{\bar{A}\bar{B}C} + \underline{\bar{A}B\bar{C}} + \underline{\bar{A}BC} + \underline{ABC}$$

$$= (\bar{A}\bar{B} + AB)C + \bar{A}B(\bar{C} + C)$$

$$= (\overline{A \oplus B})C + \bar{A}B \rightarrow \text{semi-minimized}$$

$$\bar{A}B + BC + \bar{A}C$$

Step 4:- minimize.

$$\text{Diff} = A \oplus B \oplus C$$

$$\text{Borrow} = \sum m(1, 2, 3, 7)$$


$\frac{BC}{A}$	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1	1	2
A	4	5	7	6

$$= (\bar{A}C + BC + \bar{A}B)$$

semi-minimized: Imp obs 😊

Step 5: Hardware

$$\text{Borrow} = (\overline{A \oplus B})C + \overline{A}B$$



(1 Full Subtractor = 2 Half Subtractor + 1 OR gate)



Topic : Full Subtractor

HA

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$

HS

$$\text{Diff. } A \oplus B$$

$$\text{Borrow: } \bar{A}B$$

$$A \rightarrow \bar{A}$$

FA

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = AB + AC + BC$$

FS
~~HS~~


$$\text{Diff. } A \oplus B \oplus C$$

$$\text{Borrow: } \bar{A}B + \bar{A}C + BC$$

$$A \rightarrow \bar{A}$$

Imp Concept :-

①



$\Downarrow$
 $(P - Q)$

②







$\Downarrow$
 $(Q - P)$

Serial Adder

↓
Sequence /

"one by one"





$$\begin{array}{r} + 5 \\ 8 \\ \hline \end{array}$$

$$\begin{array}{r} 010 \\ 100 \\ \hline \end{array}$$

①

$$\begin{array}{r} + 1 \\ 10 \\ \hline \end{array}$$

②

$$\begin{array}{r} 0 \\ + 1 \\ \hline 01 \\ + 1 \\ \hline 100 \end{array}$$

③

$$\begin{array}{r} 1 \\ + 0 \\ \hline 01 \\ + 1 \\ \hline 100 \end{array}$$

Sum

final ans.

$$\begin{array}{r} 1 \\ 000 \\ \hline \end{array}$$

msb lsb
←

working idea of Serial adder

1 1 0 → carry

2 5 9

3 4 6

6 0 5 → sum

Note:-

Delay is used for Synchronization purpose.

If T_d represents the delay of the Full adder.

then For a Serial Adder to add two
 n bits i/p, the time reqd is

$$T = n \times T_d$$

Note:- Serial adder is the slowest adder among all the adders.

[MCQ]

V. Adv



#Q. A logic circuit consist of two 2×4 decoders as shown in the figure.

The output of decoder are as follow:


$D_0 = 1$ when $A_0 = 0, A_1 = 0$

$D_1 = 1$ when $A_0 = 1, A_1 = 0$

$D_2 = 1$ when $A_0 = 0, A_1 = 1$

$D_3 = 1$ when $A_0 = 1, A_1 = 1$

The value of $f(x, y, z)$ is-



A 0

C z

B $\bar{z}$

D 1

[MCQ]



#Q. A logic circuit consist of two 2 × 4 decoders as shown in the figure.

The output of decoder are as follow:

$D_0 = 1$ when $A_0 = 0, A_1 = 0$

$D_1 = 1$ when $A_0 = 1, A_1 = 0$

$D_2 = 1$ when $A_0 = 0, A_1 = 1$

$D_3 = 1$ when $A_0 = 1, A_1 = 1$


The value of $f(x, y, z)$ is-

A 0

B $\bar{z}$

C z

D 1





(follow given)

$D_0 \rightarrow \overset{A_0 A_1}{00}$

$D_1 \rightarrow 10$

$D_2 \rightarrow 01$

$D_3 \rightarrow 11$



$$(\bar{x}y) (xy) = 0$$

$$\begin{aligned} \text{Ans: } & \bar{0}\bar{z} + 0z \\ & = \bar{z} + z \\ & = 1 \end{aligned}$$

[MCQ]


V. adv



#Q. The Boolean expression $f(a, b, c)$ in its canonical form for the decoder circuit shown below is:

follow this for ordering

- A** $\Pi M(4, 6)$
- B** $\Sigma m(0, 1, 2, 3, 5, 7)$
- C** $\Sigma m(4, 6)$
- D** $\Pi \Sigma(0, 1, 2, 3, 5)$




[MCQ]




#Q. The Boolean expression $f(a, b, c)$ in its canonical form for the decoder circuit shown below is:

- A** $\Pi M(4, 6)$
- B** $\Sigma m(0, 1, 2, 3, 5, 7)$
- ☒ **C** $\Sigma m(4, 6)$
- D** $\Pi \Sigma(0, 1, 2, 3, 5)$



Set
↓
OR → Union
AND → Intersection




[MCQ]



#Q. What is the Boolean expression for the output f of the combinational logical circuit of NOR gates given below?

- ☒ **A** $\overline{Q + R}$ 
- ☐ **B** $\overline{P + Q}$ ✗
- ☐ **C** $\overline{P + R}$ ✗
- ☐ **D** $\overline{P + Q + R}$ ✗



$$\overline{P+Q + Q+R} = (P+Q) \cdot (Q+R)$$

$$\overline{P+R + Q+R} = (P+R) \cdot (Q+R)$$

80%
↓ 66.6%

Simplify

ans =

$$\overline{(P+Q)(Q+R) + (P+R)(Q+R)}$$

Let $Q+R=X$

$$= \overline{(Q+R)(P+Q+P+R)}$$

$$= \overline{(Q+R)(P+Q+R)}$$

$$= \overline{X(P+X)} = \overline{PX+X} = \overline{X(H+P)} = \overline{X}$$

$$= \overline{X} = \overline{Q+R}$$



2 mins Summary



HS ✓
FS ✓

Serial adder ✓

Adv Questions ✓



THANK - YOU

